I. INTRODUCTION
A S a wide bandgap semiconductor, Silicon Carbide (SiC) could yield many desirable properties in Metal Oxide Semiconductor Field Effect Transistor (MOSFET) technology, offering significant advantages over Silicon (Si) MOSFETs, particularly for applications in power electronics [1] and electronics for harsh environments [2] . But high quality oxidesemiconductor interfaces have been a major challenge in the fabrication of SiC MOSFETs. By contrast, the excellent interface formed between Si and Silicon Dioxide (SiO 2 ) has led to the success of CMOS technology and even in the era of high-k dielectrics an interfacial SiO 2 layer is introduced to improve the Si interface quality [3] . In SiC MOSFETs, electrically active defects close to the SiC/oxide interface have led to poor electron mobilities, typically below 10 cm 2 /V·s [4] , [5] . Usually a gate oxide is fabricated by high temperature oxidation of SiC in dry Oxygen [6] . This produces a range of defects such as residual Carbon (C), dangling This had the consequence of forming an interfacial oxide of thickness 1 -2 nm. But in both of these cases [9] , [10] the high peak mobility drops to less than 50% of its maximum value when the gate-source voltage (V GS ) is increased by 1 V, which will compromise device performance. Zheng et al. [11] have recently used borosilicate glass (BSG) as a gate dielectric, obtaining a peak field effect mobility of 180 cm 2 /V·s when BSG is combined with Antimony (Sb) counter-doping in the channel, but mobility again degrades rapidly with increasing V GS .
Here we report SiC MOSFETs having a peak field effect mobility of 125 cm 2 /V·s, which degrades less severely than the previously reported high mobility SiC MOSFETs mentioned above [9] - [11] . Therefore its impact on device performance is improved, leading to drain current enhancements of up to 120× compared with control devices (fabricated using an oxidation anneal at 1150°C). By using an oxidation anneal that is low temperature (600°C) and for a short time (3 min), the resulting interfacial oxide layer thickness is 0.7 nm, thereby limiting the formation of defects in SiC. Shen and Pantelides [8] proposed the formation of immobile carbon diinterstitial defects (C i ) 2 in SiC as a result of thermal oxidation. Defects of this kind would go some way in explaining the poor channel mobility observed in SiC MOSFETs even following POA. Mobility will also be degraded by remote Coulombic scattering, which is a particular issue for deposited dielectrics such as Al 2 O 3 [3] . By carrying out a post deposition anneal of our deposited Al 2 O 3 dielectric, remote Coulombic scattering 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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is reduced. Charged defects also have a deleterious effect on the subthreshold slope (S) [12] . Where reported [11] , S can be more than 10× larger than the ideal value of 60 mV/dec for long channel (> 100 μm) SiC MOSFETs, indicating high levels of charged defects even when peak mobility is high. We observe S = 130 mV/dec for a 2 μm gate length SiC MOSFET, consistent with reduced levels of charged defects.
II. EXPERIMENTAL
The p-type MOS capacitors and n-channel planar MOSFETs were fabricated on epitaxial 4H-SiC wafers supplied by Cree (3.84°off-axis, Si-face, n + (sub)/p + (10 17 cm −3 , 5 μm)/p − (5.3 × 10 15 cm −3 , 1 μm). After standard organic, Piranha and RCA cleaning, the source and drain regions were formed by multi-energy nitrogen ion implantation to form a box doping profile (4.7 × 10 19 cm −3 , 100 nm). The implantation was performed at room temperature with ion beam perpendicular to the surface and through a 30 nm thick Aluminum (Al) layer deposited on the samples. After an implantation mask and Al layer removal, a graphite capping layer [13] was used to protect the samples during activation annealing at 1700°C for 10 min. To minimize any possible SiC surface oxidation, the protective layer was then removed by cleaning in a Tegal PLASMOD 100 W Tabletop Plasma Reactor at room temperature for 90 minutes, followed by another RCA cleaning. After that, the source and drain contacts were formed by e-beam evaporation of 5 nm thick Ti and 90 nm thick Ni, followed by annealing in vacuum at 1000°C for 3 min. To protect the metal from being oxidised, 100 nm of Si 3 N 4 was deposited by Plasma Enhanced Chemical Vapour Deposition (PECVD) [14] . The deposited Si 3 N 4 was removed by BHF in the channel region and immediately a thin SiO 2 layer was grown at 600°C for 3 min by Rapid Thermal Processing (RTP) in a dry oxygen ambient. This was immediately followed with around 40 nm of Al 2 O 3 grown by ALD to achieve an effective oxide thickness (EOT) of 29 nm for the gate stack. Adduct-grade trimethylaluminium (TMA) and H 2 O were used as precursors and transported to the reaction chamber by vapor draw with N 2 carrier gas. Deposition was performed at 200°C, at a chamber pressure of 600 mTorr, with pulse/purge lengths of 0.1/4 s and 0.1/6 s for TMA and H 2 O respectively. Then, after Al 2 O 3 and Si 3 N 4 layers were etched to open source and drain contacts, the contacts were enhanced by e-beam deposition of 5 nm Ti and 150 nm Al. The devices were completed with the deposition of 150 nm Al to form the gate contacts and post deposition annealing in nitrogen ambient at 300°C for 60 min. The fabricated MOSFETs have a channel length (L) of 2 μm and a width (W) of 100 μm.
Alongside fabrication of the "thin-SiO 2 " devices just described, "thick-SiO 2 " control MOSFETs were fabricated having a conventional high temperature oxidation. The gate oxide was grown in a dry O 2 ambient at 1150°C for 180 min, resulting in a 29 nm thick SiO 2 layer. In all other respects the thin-SiO 2 and thick-SiO 2 processes were the same. In addition to these MOSFETs, MOS capacitors were also fabricated using both the thin-SiO 2 process and the thick-SiO 2 process. The n-type MOS capacitors were fabricated on epitaxial 4H-SiC wafers supplied by Cree (7.83°off-axis, Si-face, n + (sub)/n + (10 18 cm −3 , 1 μm)/n − (8.72 × 10 14 cm −3 , 45 μm).
The thickness of the SiO 2 was estimated by using an Angle Resolved X-Ray Photoelectron Spectroscopy Theta Probe with Al Kα source. A binding energy of 102.9 eV is observed, corresponding to a SiO 2 peak, and the SiO 2 layer thickness was estimated by areal ratio [15] . Electrical measurements were performed using an Agilent B1500A semiconductor device parameter analyzer. The density of interface traps (D it ) for the MOS capacitors was extracted by using the high-low method (1 MHz for high and quasi-static C-V for low frequency) [16] . The field effect mobility, μ FE was determined by:
where g i m is the intrinsic transconductance [17] , V DS is the source-drain voltage and C ox is the oxide capacitance per unit area of MOSFETs measured using split C-V configuration.
III. RESULTS AND DISCUSSION
The MOSFETs fabricated with 0.7 nm oxide (thin-SiO 2 ) demonstrated the highest peak mobility. A previously recognised concern relating to the use of a high-k dielectric such as Al 2 O 3 in the gate stack is the hysteresis in I D vs V GS , which arises through trapping and de-trapping of electrons in the oxide as the gate voltage is swept [3] . Oxygen (O) vacancies have 5 stable charge states in the Al 2 O 3 energy band gap. The change in oxide trapped charge leads to a threshold voltage shift corresponding with the hysteresis observed in Fig. 2b . The effect can be reduced following densification of the deposited Al 2 O 3 layer by a low temperature anneal. Temperatures in the range 150°C to 400°C were investigated to optimise this anneal. The reduction in voltage hysteresis is shown in Fig. 2b , changing from 4 V for the as deposited Al 2 O 3 film to 0.7 V following an anneal at 300°C for 60 min. In addition to reducing the hysteresis, the electron mobility is found to increase, corresponding with a reduction in remote Coulombic scattering from charges in the dielectric. The residual hysteresis in I D vs V GS following the 300°C anneal, although much reduced, is larger than that found in MOSFETs fabricated using the thick-SiO 2 process, which is 0.2 V. This indicates that the mobility obtained remains compromised by some outstanding Coulombic scattering from Al 2 O 3 , suggesting that further improvement in reduced hysteresis and increased mobility may be possible.
High electron mobility is obtained for SiC MOSFETs fabricated with the thin-SiO 2 process. Fig. 3a is a plot of field effect mobility versus effective electric field in the SiC, close to the oxide interface, E eff . Since E eff is a function of V GS , the gate overdrive voltage is also indicated on the same graph. It can be seen that the mobility peaks at 125 cm 2 /V·s for a gate overdrive of 4 V and an effective electric field, E eff , of 0.35 MV/cm. Mobility remains above 120 cm 2 /V·s up to a gate overdrive of 6 V, corresponding to an effective electric field in the SiC of 0.49 MV/cm and an effective electric field in the gate dielectric of 2.2 MV/cm [11] , [18] . For higher E eff the mobility will decrease, but only drops by 25% of its peak value for a gate overdrive of 8 V, corresponding to E eff = 0.6 MV/cm and an effective electric field in the gate dielectric as high as 3 MV/cm.
The mobility in the thin-SiO 2 device is much higher than in the thick-SiO 2 (control) device, where the peak mobility is only 7 cm 2 /V·s, corresponding to an enhancement factor of 18× in peak mobility using thin-SiO 2 . Fig. 3a represents our best measured mobility, but high mobilities were obtained in all working devices using the thin-SiO 2 process, with many in excess of 100 cm 2 /V·s. Fig. 3b shows the density of interface traps (D it ) as a function of energy in relation to the valence band maximum (E -E v ) for the entire band gap, obtained from both p-type (valence band edge) and n-type (conduction band edge) MOS capacitors. D it levels in the range from 6 × 10 11 -5 × 10 10 cm −2 eV −1 were found when the thin-SiO 2 process was used to fabricate MOS capacitors. This represents a reduction in D it by 1-2 orders of magnitude compared to MOS capacitors fabricated with the thick-SiO 2 process. Furthermore, the MOS gate stack comprising the thin-SiO 2 was able to withstand electric fields of 6.5 MV/cm with a leakage current density around 1×10 −6 A/cm 2 , thereby demonstrating that this gate oxide stack is robust.
IV. CONCLUSION
We have demonstrated a way to increase the channel mobility of enhancement mode SiC MOSFETs, explicitly by using a thin-SiO 2 process comprising 0.7 nm thin SiO 2 layer and Al 2 O 3 deposited by ALD to achieve an EOT of 29 nm. MOSFETs fabricated with the same EOT using a thick SiO 2 layer were fabricated alongside for comparison, but nitridation was not included in either process. The quality of the SiC/oxide interface is improved using the thin-SiO 2 process and in particular defects, resulting from prolonged oxidation, are reduced. These results are consistent with a reduction in C related defects, which has been proposed previously [8] . A peak channel mobility of 125 cm 2 /V·s is recorded, together with a subthreshold slope of 130 mV/dec and D it levels in the range from 6×10 11 -5×10 10 cm −2 eV −1 , that further indicates good control of charged defects in the SiC. Remote Coulombic scattering from charge in the Al 2 O 3 deposited dielectric is mitigated by a 300°C anneal, which also reduces the hysteresis in V th from 4 V to an acceptable 0.7 V, but remains a future challenge. This novel process approach is highly applicable to SiC power MOSFETs.
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